

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "(((sorting)-and-(parallel processor))-in-metadata)"

Your search matched 18 of 1976242 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail create history

New [Beta]
Application
Notes

POWERED BY

GLOBAL SPEC

Search Options

[View Session History](#)[New Search](#)

Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

(((sorting)-and-(parallel processor))-in-metadata)

Search

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & AbstractIEEE/ET Books Educational Courses Application Notes [Beta]
IEEE/ET journals, transactions, letters, magazines, conference proceedings, and standards.view selected items | [Select All](#) [Deselect All](#)

- ☐ 1. Scan line graphics generation on the massively parallel processor
Dorband, J.E.;
[Frontiers of Massively Parallel Computation, 1988. Proceedings., 2nd Symposium on the Frontiers of 10-12 Oct. 1988](#) Page(s):327 - 329
Digital Object Identifier 10.1109/FMPC.1988.47444
[AbstractPlus](#) | Full Text: [PDF](#)(880 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 2. A shortperiodic two-dimensional systolic sorting algorithm
Schwiegelshohn, U.;
[Systolic Arrays, 1988. Proceedings of the International Conference on 25-27 May 1988](#) Page(s):257 - 264
Digital Object Identifier 10.1109/ARRAYS.1988.18066
[AbstractPlus](#) | Full Text: [PDF](#)(232 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 3. Incorporating syntax into the level-building algorithm on a tree-structured parallel computer
Roe, D.B.; Gorin, A.L.; Ramesh, P.;
[Acoustics, Speech, and Signal Processing, 1989. ICASSP-89., 1989 International Conference on 23-26 May 1989](#) Page(s):778 - 781 vol.2
Digital Object Identifier 10.1109/ICASSP.1989.266543
[AbstractPlus](#) | Full Text: [PDF](#)(328 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 4. Computations on the massively parallel processor at the Goddard Space Flight Center
Strong, J.P.;
[Proceedings of the IEEE Volume 79, issue 4, April 1991](#) Page(s):548 - 558
Digital Object Identifier 10.1109/5.92047
[AbstractPlus](#) | Full Text: [PDF](#)(1008 KB) IEEE JNL
[Rights and Permissions](#)

- ☐ **5. Highly parallel processors in military systems**
 Roberts, J.B.G.; Merrifield, B.C.; Simpson, P.; Ward, J.S.;
[Computers and Digital Techniques, IEEE Proceedings, E](#)
 Volume 135, [Issue 4](#), July 1988 Page(s):202 - 207
 Digital Object Identifier 10.1049/ip-e:19880027
[AbstractPlus](#) | Full Text: [PDF](#)(935 KB) IEEE JNL
-
- ☐ **6. Highly parallel processors in military systems**
 Roberts, J.B.G.; Merrifield, B.C.; Simpson, P.; Ward, J.S.;
[Computers and Digital Techniques, IEEE Proceedings, E](#)
 Volume 135, [Issue 4](#), 7-11 Sep 1987 Page(s):202 - 207
[AbstractPlus](#) | Full Text: [PDF](#)(648 KB) IEEE JNL
-
- ☐ **7. Packet Reordering in Network Processors**
 Govind, S.; Govindarajan, R.; Kuri, J.;
[Parallel and Distributed Processing Symposium, 2007. IPDPS 2007. IEEE International](#)
 26-30 March 2007 Page(s):1 - 10
 Digital Object Identifier 10.1109/IPDPS.2007.370287
[AbstractPlus](#) | Full Text: [PDF](#)(514 KB) IEEE CNF
[Rights and Permissions](#)
-
- ☐ **8. A parallel particle-in-cell model for the massively parallel processor**
 Lin, C.S.; Thring, A.L.; Koga, J.;
[Frontiers of Massively Parallel Computation, 1988. Proceedings., 2nd Symposium on the Frontiers of](#)
 10-12 Oct. 1988 Page(s):339 - 342
 Digital Object Identifier 10.1109/FMPC.1988.47447
[AbstractPlus](#) | Full Text: [PDF](#)(628 KB) IEEE CNF
[Rights and Permissions](#)
-
- ☐ **9. Efficient VLSI Networks for Parallel Processing Based on Orthogonal Trees**
 Nath, D.; Maheshwari, S.N.; Bhatt, P.C.P.;
[Computers, IEEE Transactions on](#)
 Volume C-32, [Issue 6](#), June 1983 Page(s):569 - 581
 Digital Object Identifier 10.1109/TC.1983.1676279
[AbstractPlus](#) | Full Text: [PDF](#)(4702 KB) IEEE JNL
[Rights and Permissions](#)
-
- ☐ **10. All-optical compare-and-exchange switches**
 Zhang, L.; Jin, R.; Stirk, C.W.; Khilrova, G.; Athale, R.A.; Gibbs, H.M.; Chou, H.M.; Sprague, R.W.;
 Macleod, H.A.;
[Selected Areas in Communications, IEEE Journal on](#)
 Volume 6, [Issue 7](#), Aug. 1988 Page(s):1273 - 1279
 Digital Object Identifier 10.1109/49.7850
[AbstractPlus](#) | Full Text: [PDF](#)(720 KB) IEEE JNL
[Rights and Permissions](#)
-
- ☐ **11. A modular architecture for very large packet switches**
 Lee, T.T.;
[Communications, IEEE Transactions on](#)
 Volume 38, [Issue 7](#), July 1990 Page(s):1097 - 1106
 Digital Object Identifier 10.1109/26.57507
[AbstractPlus](#) | Full Text: [PDF](#)(808 KB) IEEE JNL
[Rights and Permissions](#)
-

- ☐ **12. Neuroprocessor LOCON 9B51: an overview**
 Ivanov, S.; Solovoy, M.; Admatzky, A.; Brnnikov, V.;
[Neuroinformatics and Neurocomputers, 1992., RNNS/IEEE Symposium on](#)
 7-10 Oct. 1992 Page(s):591 - 594 vol.1
 Digital Object Identifier 10.1109/RNNS.1992.268575
[AbstractPlus](#) | Full Text: [PDF](#)(124 KB) IEEE CNF
[Rights and Permissions](#)
-
- ☐ **13. Schur algorithms for Hermitian Toeplitz, and Hankel matrices with singular leading principal submatrices**
 Zarowski, C.J.;
[Signal Processing, IEEE Transactions on \[see also Acoustics, Speech, and Signal Processing, IEEE Transactions on\]](#)
 Volume 39, [Issue 11](#), Nov. 1991 Page(s):2464 - 2480
 Digital Object Identifier 10.1109/78.98002
[AbstractPlus](#) | Full Text: [PDF](#)(1072 KB) IEEE JNL
[Rights and Permissions](#)
-
- ☐ **14. The fast tracker processor for hadron collider triggers**
 Annovi, A.; Bagliesi, M.G.; Bardi, A.; Carosi, R.; Dell'Orso, M.; D'Onofrio, M.; Giannetti, P.; Iannaccone, G.; Morsani, E.; Pietri, M.; Varotto, G.;
[Nuclear Science, IEEE Transactions on](#)
 Volume 48, [Issue 3](#), Part 1, June 2001 Page(s):575 - 580
 Digital Object Identifier 10.1109/23.940122
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(100 KB) IEEE JNL
[Rights and Permissions](#)
-
- ☐ **15. Massively parallel computing applied to the one-dimensional bin packing problem**
 Berkey, J.O.;
[Frontiers of Massively Parallel Computation, 1988. Proceedings., 2nd Symposium on the Frontiers of](#)
 10-12 Oct. 1988 Page(s):317 - 319
 Digital Object Identifier 10.1109/FMPC.1988.47436
[AbstractPlus](#) | Full Text: [PDF](#)(168 KB) IEEE CNF
[Rights and Permissions](#)
-
- ☐ **16. A modular architecture for very large packet switches**
 Lee, T.T.;
[Global Telecommunications Conference, 1989, and Exhibition 'Communications Technology for the 1990s and Beyond', GLOBECOM '89., IEEE](#)
 27-30 Nov. 1989 Page(s):1801 - 1809 vol.3
 Digital Object Identifier 10.1109/GLOCOM.1989.64251
[AbstractPlus](#) | Full Text: [PDF](#)(672 KB) IEEE CNF
[Rights and Permissions](#)
-
- ☐ **17. Parallel algorithms for geometric problems on networks of processors**
 Tsay, J.-J.;
[Parallel and Distributed Processing, 1993. Proceedings of the Fifth IEEE Symposium on](#)
 1-4 Dec. 1993 Page(s):200 - 207
 Digital Object Identifier 10.1109/SPDP.1993.395531
[AbstractPlus](#) | Full Text: [PDF](#)(580 KB) IEEE CNF
[Rights and Permissions](#)
-
- ☐ **18. The cube-connected-cycles: A versatile network for parallel computation**
 Preparata, Franco P.; Vuillemin, Jean;
[Foundations of Computer Science, 1979., 20th Annual Symposium on](#)
 29-31 Oct. 1979 Page(s):140 - 147
 Digital Object Identifier 10.1109/SFCS.1979.43
[AbstractPlus](#) | Full Text: [PDF](#)(909 KB) IEEE CNF
[Rights and Permissions](#)

